G4HUP DFS Data - Issue 2
Back to Issue 2 Documentation page


DFS Schema     DFS Filters

DFS Filter Data Page

This page gives a brief explanation of the purpose of each of the filters used on the Issue 2 PCB, and links to filter data for specific frequency implementations.

As more information becomes available, this page and the tables will be updated - eventually you should be able to click to find filter and component values that will work in almost any implementation of the DFS!

Filter Functions

Filter F1 (Sheet 2) - two pole LC filter to select the wanted harmonic from the comb produced by the diode multiplier. The PCB implementation allows the use of shielded or unshielded coils from the Toko and Coilcraft ranges, typically the S18 (obsolescent) MC117, MC120, and Unicoil 10 types. It is strongly recommended that this filter is screened around the outside and between the inductors. An un-masked land is available on the top side of the PCB to allow creation of a screen when unscreened coils are used. Do not use a magnetic screen material - eg tin-plate.

Filter F2 (Sheet 9) - This is the filter option in the MF multiplier path (selected by links SJ901/2) and allows you to select the appropriate multiple of the MF signal from the divider. Currently this is implemented as top coupled tuned circuits based on Toko 7K series coils

Filter F3 (Sheet 9) - This is the LPF option, selected by links SJ901/2, which can be used when the frequency out of the divider requires no further multiplication. It is implemented as a three stage LC LPF in 0805 size SMD components.

Filter 4 (Sheet 3) - This identical in concept to the F2 filter. The multiplier is selected via links SJ301/2.

Filter F5 (Sheet 3) - This is the corresponding LPF to Filter 4, selected via links SJ301/2 - again, it is intended for use when the output of the second divider is the wanted frequency, and requires no further multiplication.

Filter F6 (Sheet 5) - F6 is the post mixer filter for the MF mixer, M501. It is implemented as a two stage BPF following the mixer. The output of the filter is capacitively tapped into the base of TR501, which can be used as an amplifier or multilpier.

Filter F7 (Sheet 5) - F7 is the output filter for the MF post mixer amplifier/multiplier, and allows this stage to be used as a mutliplier.

Filter F8 (Sheet 6) - A two stage, top coupled, LC filter to select the wanted output of the VHF mixer, M601. As with filter F1, the PCB implementation allows for the use of either shielded or unshielded coils from the Toko and Coilcraft ranges, and a PCB land is available for you to construct a screen around this stage, if needed. See the comments under F1.

Filter F9 (Sheet 7) - This is the crystal filter, using 5th overtone crystals, cut for the wanted output frequency. These are room temperature, series resonant crystals, with no special requirements. The filter is adjusted for maximum output and minimum levels of unwanted signals using the three trimmer capacitors. Some improvements in balance of the low level spurii can be achieved by careful fine adjustment of the previous stages during this final tune-up. The values for the capacitors and inductors in the filter are known to be effective over the range from 90 to 120MHz, and should need no alteration.

Filter F10 (Sheet 7) - Output LPF to reduce levels of second and higher harmonics. It is implemented as a three stage LC filter in 0805 size SMD components - no tuning is possible. This filter is essential to the output purity of the DFS, and must not be omitted. Harmonic products of the HF component mix with the low frequency signal giving side frequencies spaced around the second and higher harmonics - from f2 upwards the amplitude increases to f4, where the side frequency is equal in amplitude to the harmonic, and is only about -25dBc - higher products diminish in amplitude. The LPF reduces the level of f2 to better than -45dBc (from -15dBc) and reduces all other to better than -60dBc - ie a similar level to other spurii.


DFS Frequency Schema  top

The Schema listed here show how the input frequency can be multiplied and didvded to produce specific output frequencies. It also shows which mixing product (LSF or USF) should be chosen from the mixers to achieve the wanted result.

DFS o/p Frequency
i/p Frequency
Diode
Div 1
MF Mult
Div 2 i/p
Div 2
LF Mult
Mix 1
Mix 1 Mult
Mix 2
66.667
10
x 7
3
-
-
-
-
-
-
LSF
94.667
10
x 9
5
x 2*
20
15
-
USF
-
USF
96
10
x 9
5
x 3
-
-
-
-
-
USF
106.5
10
x 9
2
-
Div 1
10
-
USF
x 3
USF
108.667
10
x 9
3
-
10
5
x 3
USF
x 2
USF
116
10
x 11
5
x 3
-
-
-
-
-
USF
117
10
x 9
10
-
-
-
-
LSF
x 3
USF
124.5
10
x 11
4
x 2*
20
4
x 3
USF
-
USF
127.5
10
x 9
4
-
-
-
-
USF
x 3
USF

Key to table usage:
DFS Filter Data  top

The frequencies for each filter are shown in the table below, alongside the output frequency. This information is based on the Schema's shown in the previous section. Clicking on a filter frequency will open a window showing a set of component values known to work in this position. Where more than one filter design option has been identified for a particular instance, these will be separately listed in the table that opens

Note also that the filters may not be precisely the same as you need in frequency - some filters are used in several different implementations, and all applications given will be within the tuning range of the components specified.

DFS o/p Frequency
F1
F2
F3
F4
F5
F6
F7
F8
F9
F10
Diplexer
66.667
70
-
3.3
-
-
-
-
66.667
66.667
70
N/A
94.667
90
20
4
-
0.7
4.667
4.667
94.667
94.667
100
N/A
96
90
6
-
-
-
-
-
96
96
100
N/A
106.5
90
-
5
-
0.5
5.5
16.5
106.5
106.5
110
90
108.667
90
-
3.3
6
-
9.3
18.7
108.667
108.667
110
90
116
110
6
-
-
-
-
-
116
116
130
N/A
117
90
-
1
-
10
9
27
117
117
130
90
124.5
110
20
2.5
12
4
14.5
14.5
124.5
124.5
130
110
127.5
90
-
2.5
-
10
12.5
37.5
127.5
127.5
130
90

Page created 19 May 2008

Page last updated 19 Mar 2010